Enhancement-mode GaAs metal-oxide-semiconductor high-electron-mobility transistors ͑MOS-HEMTs͒ with ex situ atomic-layer-deposited Al 2 O 3 as gate dielectrics are studied. Maximum drain currents of 211 and 263 mA/ mm are obtained for 1 m gate-length Al 2 O 3 MOS-HEMTs with 3 and 6 nm thick gate oxide, respectively. C-V characteristic shows negligible hysteresis and frequency dispersion. The gate leakage current density of the MOS-HEMTs is 3-5 orders of magnitude lower than the conventional HEMTs under similar bias conditions. The drain current on-off ratio of MOS-HEMTs is ϳ3 ϫ 10 3 with a subthreshold swing of 90 mV/decade. A maximum cutoff frequency ͑f T ͒ of 27.3 GHz and maximum oscillation frequency ͑f max ͒ of 39.9 GHz and an effective channel mobility of 4250 cm 2 / V s are measured for the 1 m gate-length Al 2 O 3 MOS-HEMT with 6 nm gate oxide. Hooge's constant measured by low frequency noise spectral density characterization is 3.7ϫ 10 −5 for the same device.
Unlike normally on depletion-mode ͑D-mode͒ transistors, normally off enhancement-mode ͑E-mode͒ devices exhibit low static power consumption and constitute the backbone of today's Si digital circuitry. Normally off, E-mode GaAs metal-semiconductor field-effect transistors ͑MES-FETs͒ and GaAs high-electron-mobility transistors ͑HEMTs͒ have been demonstrated by various research groups.
1-4 However, in GaAs MESFETs and HEMTs, the Schottky-contact gate formation suffers from high leakage current, which limits the input dynamic range, increases the noise figure, and prevents the large scale integration of these transistors. In order to restrain the gate leakage current, insulating layers were introduced between metal gates and compound semiconductors through different techniques such as in situ molecular beam expitaxy ͑MBE͒ Ga 2 O 3 ͑Gd 2 O 3 ͒ ͑Refs. 5-7͒ or ex situ atomic-layer-deposited ͑ALD͒ high-k dielectrics. [8] [9] [10] [11] [12] [13] In this letter, we report E-mode GaAs metal-oxidesemiconductor ͑MOS͒ HEMTs using ex situ ALD Al 2 O 3 as gate dielectric. The high electron-mobility channel is still at AlGaAs/ InGaAs heterojunction like HEMT, though high-k dielectric is introduced to significantly reduce the gate leakage current. Al 2 O 3 has a high bandgap ͑ϳ9 eV͒, a high breakdown electric field ͑5-30 MV/ cm͒, 14 high thermal stability ͑up to at least 850°C͒, and a good interface quality on GaAs. 15 The disadvantage of Al 2 O 3 is its relatively low k value ͑8.6-10͒, compared to HfO 2 ͑20-26͒. Figure 1͑a͒ shows the cross section of the ALD high-k GaAs MOS-HEMT structure. Using MBE, a 5 nm undoped Al 0. 20 15 and are subsequently transferred to an ASM F-120 ALD reactor for Al 2 O 3 growth followed by a 600°C postdeposition annealing. The drain and source Ohmic contacts are formed by electron-beam evaporation of Au/ Ge/ Au/ Ni/ Au metal layers and lift-off process. The metallization annealing is done in rapid thermal annealing at 400°C, nitrogen ambient for 30 s. Gate oxide etch-back process is performed using diluted buffered oxide etch followed by the formation of electron-beam evaporated high work-function Pt/ Au metal gate electrodes. 7 The purpose of the gate oxide etch back is to remove the impurities at the surface of ALD dielectrics such as residual arsenic oxide ͑As 2 O 5 ͒ ͑Ref. 17͒ and contaminants from photoresist which could otherwise degrade the metal-oxide interface. The source-gate and drain-gate spacings are 3 and 6 m, respectively. E-mode HEMTs with gate oxide completely etched away are also fabricated for comparison.
We first focus on a GaAs MOS-HEMT with 3 nm Al 2 O 3 as gate dielectric. For MOS-HEMTs with 6-nm-thick Al 2 O 3 gate dielectric, the shift in V T compared to the device with 3 nm gate dielectric is about 0.02 V ͑quasi-E mode 7 ͒ while the maximum drain current, extrinsic peak G m , and intrinsic peak G m are improved to 263, 165, and 275 mS/ mm, respectively.
As shown in Fig. 3͑a͒ , the good MOS interface quality is further verified by comparing the subthreshold characteristic of MOS-HEMTs of two oxide thicknesses and a similarly designed HEMT. The subthreshold swing of all three devices is ϳ90 mV/decade. The introduced Al 2 O 3 / AlGaAs interface does not degrade the device on-off performance. From the m factor, defined as 60 mV/decade ͑1+C it / C ox ͒, the interface trap density ͑D it ͒ is estimated to be ϳ1 ϫ 10 12 / cm 2 eV. Here, C ox is the serial capacitance of Al 2 O 3 and AlGaAs layers and C it is the existing interface trap capacitance. The gate leakage characteristic of the same three devices is also presented in Fig. 3͑b͒ . By inserting a 3 -6 nm thin oxide layer, gate leakage current is significantly reduced by 3-5 orders of magnitude depending on different gate bias conditions. The ultrathin dielectric can also prevent the downgrading of subthreshold swing on HEMT due to higher gate leakage, as shown in Fig. 3͑a͒ . The I on / I off ratio is 3 ϫ 10 3 at V gs =3 V ͑on͒, V gs =0 V ͑off͒, and V ds = 3 V. The channel effective mobility of the MOS-HEMTs is deduced from I-V of the transistors with L g =20 m and the accumulation capacitance measured in Fig. 2͑b͒ . Peak effective mobility values of 3050 cm 2 / V s ͑3 nm oxide͒ and 4250 cm 2 / V s ͑6 nm oxide͒ are obtained in Fig. 3͑c͒ . These effective mobility values are among the highest reported for GaAs devices. 7, 11 The high effective mobility is beneficial from high low-field electron mobility of InGaAs and modulation-doping heterostructures, while the maximum drain current is limited by saturation velocity when the gate length approaches 5 -10 m and V ds = 3 V. There is no significant degradation of effective mobility from Hall mobility due to the low D it at the Al 2 O 3 / AlGaAs interface and well-controlled device fabrication process. 11 The 6 nm oxide MOS-HEMT exhibits higher transconductance and channel mobility due to its lower threshold voltage.
The S-parameters of both device and probe pads are measured under different bias conditions up to 40 GHz and de-embedding is done according to the three step deembedding technique introduced by Vandamme et al. 18 The maximum cutoff frequency ͑f T ͒ and maximum oscillation frequency ͑f max ͒ of the MOS-HEMTs are determined by varying the gate bias condition. Under 3 V drain bias and 0.7 V gate bias, maximum f T and f max for the 3 nm Al 2 O 3 MOS-HEMT are 10.9 and 13.8 GHz, respectively. For the 6 nm Al 2 O 3 MOS-HEMT under the same biasing conditions, f T and f max are improved to 27.3 and 39.9 GHz, respectively. Note that the higher f T and f max of the 6 nm Al 2 O 3 MOSHEMT reflect the larger transconductance value of the device.
Low frequency noise measurement is an additional approach to study MOS interface properties. To further evaluate the interface quality of the present GaAs MOS-HEMTs, the low frequency noise ͑1 / f͒ spectral density of the drain in the linear operating regime is measured and the value of Hooge's constant ␣ H is extracted. The ␣ H value for 3 nm Al 2 O 3 MOS-HEMT is about 3.7ϫ 10 −5 , which is slightly higher than 6.0ϫ 10 −6 measured from HEMTs and much superior to the value of 1.0ϫ 10 −3 obtained from HfO 2 / Si MOSFETs. 19 Note that the commercial GaAs MESFETs have ␣ H values of 5.6-7.6ϫ 10 −5 ͑Ref. 20͒. In summary, we have demonstrated E-mode GaAs MOSHEMTs with ex situ ALD Al 2 O 3 as gate dielectric. The E-mode operation is realized by implementation of gate recess and high work-function gate metal to shift the V T , 7 being different from the traditional inversion-type E-mode devices. The high-mobility electrons are constrained in semiconductor heterojunctions or quantum wells instead of oxide-semiconductor interfaces. Due to the need of thick AlGaAs layer to confine electrons, the devices are hard to scale down to 100 nm for ultimate CMOS applications. However, these devices may find a wide range of applications in the traditional compound semiconductor fields such as wireless electronics or optoelectronics. Similar device performance is also demonstrated by using ALD HfO 2 
